A Hardware-Accelerated Novel IR System
نویسندگان
چکیده
AURA (Advanced Uncertain Reasoning Architecture) is a generic family of techniques and implementations intended for high-speed approximate search and match operations on large unstructured datasets. This paper continues the AURA II (Advanced Uncertain Reasoning Architecture) project’s research into distributed binary Correlation Matrix Memory (CMM) based upon the PRESENCE (PaRallEl Structured Neural Computing Engine) hardware architecture [14]. Previous work has described how CMMs can be seamlessly implemented onto multiple hardware PRESENCE cards to accelerate core CMM operations. To demonstrate the system, this paper describes how a novel CMM-based information retrieval (IR) system, called MinerTaur, was implemented using multiple PRESENCE cards distributed across a cluster.
منابع مشابه
Raising Distillate Selectivity and Catalyst Life Time in Fischer-Tropsch Synthesis by Using a Novel Dual-Bed Reactor
In a novel dual bed reactor Fischer-Tropsch synthesis was studied by using two diffrent cobalt catalysts. An alkali-promoted cobalt catalyst was used in the first bed of a fixed-bed reactor followed by a Rutenuim promoted cobalt catalyst in the second bed. The activity, product selectivity and accelerated deactivation of the system were assessed and compared with a conventional single bed r...
متن کاملA novel vedic divider based crypto-hardware for nanocomputing paradigm: An extended perspective
Restoring and non-restoring divider has become widely applicability in the era of digital computing application due to its computation speed. In this paper, we have proposed the design of divider of different architecture for the computation of Vedic sutra based. The design of divider in the Vedic mode results in high computation throughput due to its replica architecture, where latency is mini...
متن کاملA novel vedic divider based crypto-hardware for nanocomputing paradigm: An extended perspective
Restoring and non-restoring divider has become widely applicability in the era of digital computing application due to its computation speed. In this paper, we have proposed the design of divider of different architecture for the computation of Vedic sutra based. The design of divider in the Vedic mode results in high computation throughput due to its replica architecture, where latency is mini...
متن کاملHardware in Loop of a Generalized Predictive Controller for a Micro Grid DC System of Renewable Energy Sources
In this paper, a hardware in the loop simulation (HIL) is presented. This application is purposed as the first step before a real implementation of a Generalized Predictive Control (GPC) on a micro-grid system located at the Military University Campus in Cajica, Colombia. The designed GPC, looks for keep the battery bank State of Charge (SOC) over the 70% and under the 90%, what ensures the bes...
متن کاملHardware-Accelerated Formal Verification
A semi-formal verification technique, which performs a brute-force compiled simulation with a sophisticated search space pruning, has been proposed and shown to be competitive with the state-of-the-art SAT-based verification techniques [3]. This paper presents a novel approach for accelerating the semi-formal verification by utilizing hardware/software co-execution. To maximize the gain from ha...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002